module DFF (
	input CLK,LD,
	input [15:0]D,
	output reg [15:0]Q
);
	always @(posedge CLK or negedge LD) begin
		if (LD) begin
			Q<=D;
		end else begin
			Q<=Q;
		end
	end
endmodule